



(This differs somewhat from status word; see Chapter 18.4 for status word format)

Backing Store Port

Half-Size Renderetore Block Diagram

Notes:

- 1) Transfer Row Counter is F550 connected to IGC Semaphore Counter with SR connected to IGC Semaphore Counter. PE connected to TBegInL to load 1000. CET always asserted as TC acts right. CEP hooked to TRCInL to bump row.
- 2) Nibble Counter is F570, connected to count down, with SR connected to TBegInL. CET always asserted as TC acts right. CEP connected to IGC Semaphore Counter. PE connected to TBegInL to load 1000. CET always asserted as TC acts right. CEP hooked to TRCInL to bump row.
- 3) Address Latch Counter is composed of 4 x F821 for row address and 4 x F821 for column address.
- 4) VRAM controls may have 10 ns of skew, and 20 ns delay from CK20H rising.