

PAL is clocked by Clk40H (rising edge).

All outputs are determined purely by state, not by transitions, except for RCntL.

The TfIP (transfer in progress) signal is generated by the row counter.


Tricky part of timing is insuring that last SC pulse occurs before VRAM row transfer operation, and that first SC pulse of next row occurs sufficiently long after the VRAM transfer operation has completed. Note that SC is delayed different amounts according to direction of Transfer.

Also must be careful that SE is asserted at right times, relative to SC pulses and VRAM row transfer operations.

Whenever TfTrig is asserted, must begin testing for TfEnd immediately, and TfTrig must be de-asserted immediately after TfEnd is detected.

Note that 2049 requests to EMC Communications Register are generated; so Store isn't really over when TfIP goes low.

Note: Reset input causes immediate jump to Idle state with all outputs except EMCIO de-asserted; all other transitions implicitly assume Reset = 0



State Diagram for Transfer FSM (CRDT RF)

VNAM/EMC Timing 25-Sep-89

VNAM specs:
serial-out (SCP to data valid
SCP to old data invalid)

T_I-12
35
10

Hitch - 11 or 12
40
7


serial-in (input setup to SCT
input held from SCT)

35 020

EMC spec

out (PhHT to data valid
PhHT to old data gone) 25
9

in (input set up to 0 bit)
input hold from 0 bit) - 3
9



F_{20} VNAME \rightarrow EMC
SC must be -L40F
with 2-13ns delay


The diagram illustrates the timing sequence of three signals:

- PmtH = Ch40H**: A digital signal represented by a series of rectangular pulses.
- EMC outputs**: A digital signal that transitions from low to high whenever the PmtH signal is high. The high period is labeled "valid".
- SC**: An analog signal that rises during the "valid" period of the EMC outputs.

A dimension line indicates a total width of 25 units for the PmtH signal, with a 9-unit interval marked between the start of one pulse and the start of the next. The "valid" period of the EMC outputs is explicitly labeled as 9 units wide.

F1. EMC \rightarrow Hitachi VNAM
SC must be -14 or
with 0-14 ms delay


The diagram illustrates the timing relationship between the $\text{pH T} = \text{CH}_4\text{OH}$ signal and the Enc. w/ pH signal. The $\text{pH T} = \text{CH}_4\text{OH}$ signal is a square wave. The Enc. w/ pH signal contains a "valid" pulse during each rising edge of the pH T signal. The SCa and SCb signals both have a pulse starting at the beginning of the valid period and ending at the end of the valid period.



For EMC \rightarrow TI VNAM
SC can be
(a) -L40N w/ 3-29ns delay
0V

(b) -L40F w/ 0-15 ms delay


$$\left\{ \begin{array}{l} \text{SCTime} = 1 \\ \text{SCTime} = \emptyset \\ \text{SCTime} = -1 \end{array} \right. \quad \begin{array}{l} \text{Fim} \\ \text{Fov} \\ \text{f} \end{array} \quad \begin{array}{l} \text{VNAM} \rightarrow \text{EMC} \\ \text{EMC} \rightarrow \text{Hitachi} \\ \text{EMC} \rightarrow \text{TF} \end{array}$$



Transfer "Load" Operation (VRAM → EMC)

Shows first nibble of a row being transferred,
then last nibble of the last row.


EMC requires data valid from
Clk40H falling till 9ns
thereafter. VRAM serial out is
valid 40 ns after SC rising till
7 ns after next SC rising.



Transfer "Store" Operation (EMC → VRAM)

Shows last nibble of a row being transferred, followed
by quickest possible VRAM transfer operation.

Master Operations End of one Uglent T. regaining D. notes



(1) need 4 wait cycles between
Ext@OpSum asserted to begin a Transfer
and ST2 tested for completion of it

PART TIMINGS FOR TRANSFER OPERATIONS (INCLUDES VRAM TRG CYCLES)

Covers Hitachi -11 parts (Rev 5, Aug 89) and TI -12 parts (April 89)

VRAM PARAMETER	HM534251-11	TMS44C251-12
RAS low to SC hi	?	105
CAS low to SC hi	?	45
RAS hi to SC hi	30	30
TRG hi to SC hi	25	40
old SC hi to RAS low	40	10
D setup before SC (serial-in)	0	3
D hold after SC (serial-in)	20	5
SE setup before SC (serial-in)	0	15
SE hold after SC (serial-in)	35	20

EMC PARAMETER

data-in setup before Ph low	- 3
data-in hold after Ph low	9
old data-out valid after Ph hi	9
Ph hi to new data-out valid	25