PAL is clocked by Clk20H (rising edge), with WrEn and Go gated externally to be asserted for just the second Inputs: Outputs: 40 MHz cycle (the low half of Clk20H). Reset - unconditionally resets to Idle state Head - resets to Idle and generates SP error if occurs at other than opcode position Ack - asserted to indicate ready for next word Assumes message includes meaningless destination write (I, P, A, B, C, D, E, or F) - assert T<0:2>LLPR for specified word type and assert WrEnLLPR address with Head bit set. New - indicates next word available in RxLatch Busy - indicates IGC busy, no writes permitted IGC messages may not cross message boundaries; if Go - assert active low GoLLPR to the IGC, indicating that unexpected 'Head' seen, will generate error and begin SP - stream parser code (3 bits), set to parsing next message. SPErr - assert active low error strobe SPErrL for one cycle to indicate reseting due to unexpected Head bit seen C for C only
L for A, B, and C only
Q for A, B, C, D, E, and F
T for lookup table mode ust wait at least two 40 MHz cycles after Go asserted before testing for IBusy, because of latch on Busy.

IF AEO and ALSB are asserted when Head is asserted, entire message is discarded. This feature is not Long - indicates P supplementary opcode ALSB - LSB of dest-addr, indicates flush-abl AEO - all enables are off signal from EMCs active if un-expected Head is seen (one which generates SPErr). Flushed messages are not parsed. Note: 'Reset' input causes immediate jump to Idle state with all outputs Idle de-asserted; all other transitions implicitly assume Reset = 0 had 1 (-AEO V-ALSB) / Ack -Head v (AEO * ALSB) / Ack SP=N ^ ~Long ^ ~Busy / Ack, I, Go MISPER Head Light Head ^ (~AEO v ~ALSB)/ Ack Flush A AEO A ALSBIA Head / SPErr Skip Ack, C, WriteP -Head ^ (SP != N v Long) ^ ~Busy / Ack, I Head / SPErr New * SP=T * ~Long / Ack, C, G Write Write MASPATA LONGI ACK. P New / Ack, D / Ack, C. Go Head / SPErr-WriteD - Nema Casa v. Toda l kort. An -Head ^ -New Head / SPErr SP_C ^ -Long/ Adx, C, WriteE New * SP=C * Long / New / Ack, F Head / SPErr Write Head / SPErr WriteA Head / SPErr WriteB New / Ack, C, Go WriteP New * ~Head / Ack, C, Go WriteC Head / SPEn

State Diagram for IGC Port Status Transmitter FSM

PAL is clocked by Clk20H (rising edge). It is the type of FSM in which outputs are a function of the current state only.

nigh-low transition of SendStH triggers transmission of a status message. To send a status message, the IGC first waits for StIPH=0, then asserts ExtOp (latched to produce SendStH) for 32 cycles to shift in return address, and 3 bytes of status ID during the last 3 cycles (low byte first), and then de-asserts SendStH.

An error message is enabled by SendErrH input, and the message is sent after any message in progress is completed.

Error messages are always sent to Ring address 0x00000000.

Their status ID word is that of the previous ordinary status message, or of one in progress that was interrupted.

If an error occurs after IGC has detected StIPH=0, but before it has asserted SendStH, the error message will be sent, and the status message is lost.

Inputs:

Reset - unconditonally resets to Idle state

TxGo - handshake signal from Ring transmit port

SendSt - goes high (for many cycles) then low to initiate transmission of status message

SendErr - sets the ErrEnab flag, which itself is a state machine input which causes the transmission of an error message at the next available opportunity (SendErr represents the logical-OR of various error strobes)

Outputs:

StIP - assert StIPHL20R, indicating that transmission of a status or error message is in progress; SendSt must not be asserted when StIP is high

TxReady - assert active low transmit handshake signal TxReadyL to Ring

TxPut - asserted one cycle before valid data onto TxData

StOE - assert active low StOEL to enable status latch onto TxData wires

!dOE - assert active low IdOEL to enable status mesage ID onto TxData wires


RAOE - assert active low RAOEL to enable return address onto TxData wires

ErrRA - assert active low ErrRAL to


clear return address latch

StLE - assert active low StLEL to latch status word

ErrEnab is a flag which acts as an input to the state machine. It is set by 'SendErr' and cleared when the state machine leaves the 'Error' state. ErrEnab canot go high again without first going low (clear overrides set).



'Reset' input causes immediate jump to Idle state. All other transitions implicitly assume ~Reset.



to