


Macro Generator Outputs



Timing notes:

There are 2 versions each of RAS, CAS, TRG, and W, each controlling 32 VRAMs.

1 - pulse here only if TxMacro or WrMacro
1' - and correct bank enabled

2 - pulse here only if TxMacro macro (reading memory)
2' - and correct bank enabled

3 - pulse here only if WrMacro macro (writing memory)
3' - and correct bank enabled

4 - pulse here only if TfMacro
4' - pulse here only if previous macro was TfMacro

5 - pulse here only if WMC or STM Transfer macro

6 - pulse here only if Refresh macro

They are identical during the refresh/transfer phase, but only one is potentially active during the I/O phase.

An address mux, controlled by RowSelH and TRPhaseH, provides A<0:8>, which are identical for all VRAMs.


VRAM control signals SE and SC are generated by the Transfer Controller. VRAM control signal DSF is tied low.

All signals clocked on rising edge of Clk20H, with Tpd = 2 to 12 ns.

VRAM controls are delayed by one 20MHz cycle, Corner-Turner control signals go directly to CTs.

All Corner-Turner control signals except VOutEnab<0:3> and VClk<0:3> are common to all 4 CT chips.

Macrocycle Timing for "Receive BS Data"




VLoadH and VOutEn<0:3>H are low for the entire macrocycle.

Assume all signals propagate between 0 and 12 ns from beginning of cycle.

Write data must be valid 0 ns before until 30 ns after falling edge of CAS (assuming W falls before CAS falls).

Macrocycle Timing for "Send BS Data"



Assume all signals propagate between 0 and 12 ns from beginning of cycle.
 HOutEnabH and HLoadH are low for the entire macrocycle.


TxPut is low for the entire 1st macrocycle of the command,
 and high for the entirety of the remaining macrocycles.

Data is valid starting 35ns after CAS falls, till 0ns after CAS or TRG rises.
 (delay of CAS transition, ringing on data wires)

What about C7 to E
 Same for C7 to E,
 except remains valid 1 more cycle

This FSM lives on two different PALS, each is clocked by Clk20H (rising edge). Assumes message includes destination address which is just treated as a command opcode. Commands may not cross message boundaries. If unexpected 'Head' is seen, will generate BS error, go to Idle, and continue parsing. However, if error occurred during "receive BS data" command, the Head word is lost so next message is likely to be messed up too (unless its dest-addr was a no-op). Undefined BS command also generates BS error. Assumes IO commands do not complete until last macro is over, so OK to do StartIO immediately. Whenever TxTrig or WtTrig is asserted, must begin checking for MacroEnd immediately. Note that Cmd input to PAL, and counters loaded by StartIO, are driven by RxLatch, so there is a cycle of delay. However, Head bit is not delayed (comes directly from RxLatch).

"Reset" input causes immediate jump to Idle, with all outputs de-asserted. All other transitions implicitly assume ~Reset.



State Diagram for Backing Store Port FSM (RDBSFSM and RDBSOTHER)

This FSM lives on two different PALS, each is clocked by CK20H (rising edge).

Assumes message includes destination address which is just treated as a command opcode. Commands may not cross message boundaries.

If unexpected 'Head' is seen, will generate BS error, go to Idle, and continue parsing. However, error occurred during "receive BS data" command, the Head word is lost so next message is likely to be messed up too (unless its dest-addr was a no-op). Undefined BS command also generates BS error.



Assumes IO commands do not complete until last macro is over, so OK to do StartIO immediately.

Whenever TxTrig or WtTrig is asserted, must begin checking for MacroEnd immediately.

Note that Cmd input to PAL, and counters loaded by StartIO, are driven by RxLatch, so there is a cycle of delay. However, Head bit is not delayed (comes directly from RxLatch).

OLD VERSION

Relevant IO for STATUS:
In: Head, New, TxGo
Out: Ack, TxReady, TxPut, StOE, BSErr



State Diagram for Backing Store Port FSM



Inputs:

Reset - unconditionally resets to Idle state
Head - resets to Idle and generates BS error if occurs at other than opode position
New - indicates next word available in RxLatch
Cmd - BS command op code, ILLEGAL for undefined command
NOOP for no-operation
VICO for V op on IGC semaphore
PBS for B op on BS semaphore
STATUS for send-status command
REC for receive BS data command
SEND for send BS data command

MTC - Macro-counter terminal count MTC asserted
MacroEnd - asserted during last cycle of a macrocycle
RxTC - terminal count RxTC from 5-bit Rx Counter is asserted
TxGo - handshaking signal from transmit port
BSNZ - nonzero signal from BS Semaphore

Outputs:


Ack - asserted to indicate ready for next word
CTOE - enable Corner-Turners onto BS bus (disabling RxLatch)
RxEnab - latch a word into the corner-turners and bump Rx Counter
StartIO - assert StartIO to initialize address, macro, and rx counters
BumpMC - increment macro counter
TxTrig - set trigger for transmit macro
WtTrig - set trigger for write macro
TxReadyL - active low handshaking signal for transmit port
TxPut - asserted for each word in outgoing message
StOE - set TxLatch (mux) to drive status bits onto TxData wires
ISinc - increment the IGC Semaphore counter
BSDec - decrement the BS Semaphore counter
BSErr - assert active low error strobe BSErl for one cycle, for unexpected 'Head' or bogus command

Note: this doesn't prevent contention but does all CTOE to set

Note: CTOE is asserted early (before TxPut) and on transition to Idle, to prevent BS bus contention, and also to give the wire an extra clock cycle to settle.

might want another state here before Idle to make RxLatch settle for next opode

Macrocycle Counter



$$\text{MacroEnd} = \text{Jump to } 31 + (\text{Count} = 30)$$

$$\text{TRPhase} = \text{Jump to } 31 + \text{Jump to } 26 + (\text{Count} \in [25, 30])$$

worst →

$$\begin{aligned} \text{Count4} &= \text{Jump to } 31 + \text{Jump to } 26 + \left(\overline{\text{Count4}} \cdot \overline{\text{Count3}} \cdot \overline{\text{Count2}} \cdot \overline{\text{Count1}} \cdot \overline{\text{Count0}} \right) \\ &\quad + \text{Count4} \cdot \overline{\text{Count3}} + \text{Count4} \cdot \overline{\text{Count2}} + \text{Count4} \cdot \overline{\text{Count1}} + \text{Count4} \cdot \overline{\text{Count0}} \end{aligned}$$


$$\text{Count3} = \dots$$

$$\text{Count2} =$$

$$\text{Count1} =$$

$$\text{Count0} =$$

on transfers, may need for TNG to be low
during CAS low time (cycle 30)
(Hitachi fix next transfer)



Allowable Stop in VRAM Controls

RAS hi time for -12 = 90ns

min

max

absolute max

10

CAS↑ to NAS↑ Fw -12 = 35ns

15

NAS↓ + CAS↑ = 120ns

30

access tm fwm CAS↓ = 30ns

45

NAS↑ + W↓ = 10ns

40

NAS↓ + TNG↑ (TF cycle) = 90ns (waited TE) 10

TNG↑ to next NAS↓ = 90ns 10