








Block Diagram of Image Generation Controller

Jge/21-Jul-89







Controller Module
 Jge/1-May-89



Block Diagram of Sequencer module



jge/1-May-89

NOTE: most intermediate nodes in pull-down chain are also pre-charged, to prevent charge-sharing, since SeqInstr signals are low except during most of Ph2








AddrGen Sub-module of Sequencer


jge/16-March-89




Cells in Sub-module AddrGen of Sequencer




Memory sub-module of Sequencer







OutputLatch module (Page 1 of 2)

TrStHSPR incorporates an extra cycle of delay because an error in the EMC omitted one cycle of delay that should have been applied to its TrStHLPR input.









ExpDec Sub-Module of Serializer


jge/19-Sep-88




ILatch Sub-module of Serializer




CoefSer (Coefficient Serializer) Sub-module of Serializer
(6 instances, one for each of A,B,C,D,E,F)




CoefGate Sub-module of Serializer
(6 instances, one for each of A,B,C,D,E,F)



ITok Sub-module of Serializer (I Token Shifter)




WordLatch
may be up to 32 bits wide,
width is apparent in context




PostlLatch
may be up to 32 bits wide,
width is apparent in context


Commonly Used Leaf Cells in Most Modules




ManReg
23 bits wide



ShiftStage









TokLatch
65 bits wide (except 31 bits wide in TRRShifter)




TokStage

Commonly Used Leaf Cells in Serializer Module



Circuit Abbreviations



TRRHSPI

marks LSB of coeff set

$F_{Q17} = 2$

marks sign of coeff set

marks LSB of coeff set

$F_{Q170} = 0$

bit at pixel ALU

separator bit (0)

1/4's fract bit

1/2's fract bit

LSB

D1


D2

MSE (sign bit)

separator bit (0)

LSB

Test Mode (Memory Microcode Store)



GOLIN

Bush SQ

Post SQ

Post SQ

Test Mode


(1) Address set to 0

RD+1 SQ


Valid data on DH SQ

late data
of 4 DH TRQ bits

INPUT INTERFACE TIMING



Write Cycle Timing (i-Mode)



OSTHSL

TPHSL

WENHSL






WENHSL

TPHSL

WENHSL

provide for ROST to go to next phase

tail mode here



Note:
Transistor sizes
in
Lambda.

Pixel-planes 5

Project: Pxp5 IGC
Cell Name: ClkGen
Dirs: ~jp/pxpl/igc/clkgen
Revision: 0-01 12 - 7 - 89 jp